

PECL, LVDS, CMOS Output Low Jitter SMD Crystal Oscillator

ABNM SERIES



RoHS/RoHS II Compliant



7.0 x 5.0 x 1.8mm

Moisture Sensitivity Level (MSL) – This product is Hermetically Sealed and not Moisture Sensitive - MSL = N/A: Not Applicable

FEATURES:

- Low Jitter <1ps phase jitter RMS
- PECL, LVDS, CMOS Output

APPLICATIONS:

- SONET, PCI Express, SERDES, Video
- Anywhere Low Jitter is required

STANDARD SPECIFICATIONS:

Common Key Electrical Specifications

Parameters		Minimum	Typical	Maximum	Units	Notes
Frequency Range:	CMOS	1.000		39.999	MHz	Fundamental
		40.000		156.999		3-Overtone
	LVDS	65.000		156.999		3-Overtone
	PECL	50.000		160.000		3-Overtone
Operating Temperature:		0		+70	°C	See options
Storage Temperature:		-55		+155	°C	
Overall Frequency Stability*:		-50		+50	ppm	See options
Supply Voltage (V _{dd}):	V _{dd} = 3.3V	2.97	3.3	3.63	V	Standard
	V _{dd} = 2.5V	2.25	2.5	2.75	V	Option 1
Tri-state function :	"1" (VIH≥0.7*V _{dd}) or Open: Oscillation					CMOS, LVDS, PECL 1
	"0" (VIH<0.3*V _{dd}) : Hi Z					
	"0" (VIH<0.3*V _{dd}) or Open: Oscillation					PECL (Option P)
	"1" (VIH≥0.7*V _{dd}) : Hi Z					
Aging:		-3.0		+3.0	ppm	@+25°C First year

* Inclusive of calibration @25°C, operating temperature range, input voltage variation, load variation, aging, shock, and vibration.

** Transition times are measured between 10% and 90% of V_{dd} with an output load of 15 pF.

Key Electrical Specifications for PECL

Parameters		Minimum	Typical	Maximum	Units	Notes
Supply Current (I _{dd}):			50	65	mA	50.000~79.999 MHz
			50	65		80.000~124.999 MHz
			55	70		125.000~156.999 MHz
Output Voltage:	V _{OH}	V _{dd} -1.025		V _{dd} -0.880	V	V _{dd} =3.3V, 2.5V
	V _{OL}	V _{dd} -1.810		V _{dd} -1.620	V	
Symmetry:		45		55	%	
Start-up Time :			2	5	ms	50.000~79.999 MHz
			2	5		80.000~124.999 MHz
			2	5		125.000~156.999 MHz
Rise/Fall Time (Tr/Tf):			0.3	0.6	ns	1.000~15.999 MHz
			0.4	0.5		90.000~124.999 MHz
			0.4	0.5		125.000~156.999 MHz
Phase jitter RMS (12kHz to 20MHz):			0.5	1.5	ps	50.000~79.999 MHz
			0.5	1.0		80.000~124.999 MHz
			0.5	1.0		125.000~156.999 MHz

REVISED: 06/22/2016

PECL, LVDS, CMOS Output Low Jitter SMD Crystal Oscillator

ABNM SERIES



RoHS/RoHS II Compliant



7.0 x 5.0 x 1.8mm

STANDARD SPECIFICATIONS:

(Continued)

Parameters		Minimum	Typical	Maximum	Units	Notes
Period jitter RMS			3.0	5.0	ps	50.000~79.999 MHz
			3.0	5.0		80.000~124.999 MHz
			3.0	5.0		125.000~156.999 MHz
Phase Noise (Typical value):	Offset	1kHz	10kHz	100kHz	dBc	
	66.660 MHz carrier	-128	-141	-145		
	100.000 MHz carrier	-130	-140	-141		
	125.000 MHz carrier	-130	-140	-141		
	156.250 MHz carrier	-127	-138	-140		

Key Electrical Specifications for LVDS

Parameters		Minimum	Typical	Maximum	Units	Notes
Supply Current (I_{dd})			10	20	mA	65.000~79.999 MHz
			40	50		80.000~124.999 MHz
			45	55		125.000~156.999 MHz
Output Differential Voltage (V_{OD})		247	355	454	mV	
Vod Magnitude Change (ΔV_{od})		-50		50	mV	
Offset Voltage [$R_L=100\Omega$] (V_{Os})		1.125	1.200	1.375	mV	
Offset Magnitude Change [$R_L=100\Omega$] (ΔV_{Os})		0	3	25	mV	
Output Voltage:	V_{OH}		1.40	1.60	mV	
	V_{OL}	0.90	1.10		mV	
Power-off Leakage (I_{oxd}) [$V_{out}=V_{dd}$ or GND, $V_{dd}=0V$]			± 1.0	± 10.0	μA	
Symmetry		45	50	55	%	
Start-up Time			2	5	ms	65.000~79.999 MHz
			2	5		80.000~124.999 MHz
			2	5		125.000~156.999 MHz
Rise/Fall Time [$R_L=100\Omega$, $C_L=10pF$] (T_r/T_f):			0.4	0.7	ns	65.000~79.999 MHz
			0.4	0.5		80.000~124.999 MHz
			0.3	0.5		125.000~156.999 MHz
Phase jitter RMS (12kHz to 20MHz)			0.2	1.0	ps	65.000~79.999 MHz
			0.5	1.0		80.000~124.999 MHz
			0.5	1.0		125.000~156.999 MHz
Period jitter RMS			3.0	5.0	ps	65.000~79.999 MHz
			3.0	5.0		80.000~124.999 MHz
			3.0	5.0		125.000~156.999 MHz

REVISED: 06/22/2016

PECL, LVDS, CMOS Output Low Jitter SMD Crystal Oscillator

ABNM SERIES



RoHS/RoHS II Compliant



7.0 x 5.0 x 1.8mm

STANDARD SPECIFICATIONS:

(Continued)

Parameters		Minimum	Typical	Maximum	Units	Notes
Phase Noise (Typical value):	Offset	1kHz	10kHz	100kHz	dBc	
	66.660 MHz carrier	-128	-141	-145		
	100.000 MHz carrier	-130	-140	-141		
	125.000 MHz carrier	-130	-140	-141		
	156.250 MHz carrier	-127	-138	-140		

Key Electrical Specifications for CMOS

Parameters		Minimum	Typical	Maximum	Units	Notes
Supply Current (I_{dd}):			1.5	5	mA	1.000~15.999 MHz
			2.5	8		16.000~39.999 MHz
			5	12		40.000~65.999 MHz
			10	15		66.000~89.999 MHz
			25	35		90.000~124.999 MHz
			30	40		125.000~156.999 MHz
Output Load :			----	30	pF	
Start-up Time :			4	8	ms	1.000~15.999 MHz
			4	8		16.000~39.999 MHz
			4	8		40.000~65.999 MHz
			5	10		66.000~89.999 MHz
			5	10		90.000~124.999 MHz
			5	10		125.000~156.999 MHz
Output Voltage:	V_{OH}	0.9*Vdd			V	
	V_{OL}			0.1*Vdd	V	
Output Drive Current – 30pF load (IOSD) [VOL = 0.4V, VOH = 2.4V]		10			mA	
Symmetry:		45	50	55	%	
Rise/Fall Time (T_r/T_f)			3	8	ns	1.000~15.999 MHz
			2.5	6		16.000~39.999 MHz
			2	5		40.000~65.999 MHz
			2	4		66.000~89.999 MHz
			2	3.5		90.000~124.999 MHz
			1.5	3		125.000~156.999 MHz

REVISED: 06/22/2016




STANDARD SPECIFICATIONS:

(Continued)

Parameters	Minimum	Typical	Maximum	Units	Notes
Phase jitter RMS (12kHz to 20MHz)		0.3	1.0	ps	1.000~15.999 MHz
		0.3	1.0		16.000~39.999 MHz
		0.2	1.0		40.000~65.999 MHz
		0.2	1.0		66.000~89.999 MHz
		0.2	1.0		90.000~124.999 MHz
		0.2	1.0		125.000~156.999 MHz
Period jitter RMS		3.0	5.0	ps	1.000~15.999 MHz
		3.0	5.0		16.000~39.999 MHz
		3.0	5.0		40.000~65.999 MHz
		3.0	5.0		66.000~89.999 MHz
		3.0	5.0		90.000~124.999 MHz
		3.0	5.0		125.000~156.999 MHz
Phase Noise (Typical value):	Offset	1kHz	10kHz	100kHz	dBc
	10.000 MHz carrier	-130	-148	-158	
	25.000 MHz carrier	-137	-153	-158	
	50.000 MHz carrier	-135	-150	-158	
	100.000 MHz carrier	-133	-148	-156	

OPTIONS AND PART IDENTIFICATION:

(Left Blank If Standard)



TRI-STATE PIN OPERATION:

Output Type Option		PIN 1 logic level*	Output State
P1	PECL1	1	Enabled
		0	Tri-state
V,C	LVDS,CMOS	0	Tri-state
		1(Default)	Enabled

*Connect to VDD for logic level "1", connect to ground for logic level "0".

PECL, LVDS, CMOS Output Low Jitter SMD Crystal Oscillator

ABNM SERIES




RoHS/RoHS II Compliant




7.0 x 5.0 x 1.8mm

OUTLINE DRAWING:

For CMOS Output




Recommended land pattern




Pin	Function
1	Tri-State
2	GND/Case
3	Output
4	Vdd

For PECL and LVDS Output



Recommended land pattern



Note: Recommend using an approximately 0.01uF bypass capacitor between PIN 3 and 6.

Pin #	Function
1	Tri-state
2	NC
3	GND
4	Q
5	Q̄
6	Vdd

Dimensions: inches (mm)

REVISED: 06/22/2016

PECL, LVDS, CMOS Output Low Jitter SMD Crystal Oscillator

ABNM SERIES




RoHS/RoHS II Compliant




7.0 x 5.0 x 1.8mm

REFLOW PROFILE:



TAPE & REEL:

T= Tape and reel (1,000pcs/reel)



Dimensions: mm

Need a test socket for the ABNM Series? To view compatible **PRECISION TEST & BURN-IN SOCKETS** for these parts, [click here.](#)

ATTENTION: Abracon Corporation's products are COTS – Commercial-Off-The-Shelf products; suitable for Commercial, Industrial and, where designated, Automotive Applications. Abracon's products are not specifically designed for Military, Aviation, Aerospace, Life-dependant Medical applications or any application requiring high reliability where component failure could result in loss of life and/or property. For applications requiring high reliability and/or presenting an extreme operating environment, written consent and authorization from Abracon Corporation is required. Please contact Abracon Corporation for more information.