

Introduction

The Atmel® SAM9G10-EK2 evaluation kit is an effective platform to evaluate microcontroller performance and to develop code for applications based on the Atmel | SMART SAM9G10.

This guide is a description of the hardware included in the SAM9G10-EK2. Software files are available embedded into the board's memory upon delivery.

Table of Contents

Introduction	1
Table of Contents	2
1. Deliverables	3
2. Board Features	3
3. SAM9G10-EK Modifications	4
4. Setting Up the SAM9G10-EK2 Evaluation Board	5
4.1 Electrostatic Warning	5
4.2 Requirements	5
4.3 Layout	6
4.4 Powering Up the Board	8
4.5 Backup Power Supply	8
4.6 Getting Started	8
4.7 SAM9G10-EK2 Block Diagram	8
5. Board Description	9
5.1 SAM9G10 Microcontroller	9
5.2 SAM9G10 Block Diagram	12
5.3 Memory	13
5.4 Clock Circuitry	13
5.5 Reset Circuitry	13
5.6 Shutdown Controller	13
5.7 Power Supply Circuitry	13
5.8 Remote Communication	13
5.9 Audio Stereo Interface	13
5.10 User Interface	13
5.11 Debug Interface	13
5.12 Expansion Slot	14
5.13 PIO Usage	15
6. Configuration Straps	18
6.1 Configuration Straps	18
7. Schematics	20
7.1 List of Schematics	20
8. Errata	29
8.1 JTAGSEL S5 Footprint Selector	29
9. Revision History	30

1. Deliverables

The SAM9G10-EK2 kit box contains the following items:

- a SAM9G10-EK2 board
- one A/B-type USB cable
- one serial RS232 cable
- one RJ45 crossed Ethernet cable
- universal input AC/DC power supply with US and EU plug adapter

2. Board Features

The board is equipped with a SAM9G10 microcontroller in a 217-ball LFBGA package together with the following:

- 64 Mbytes of SDRAM memory
- 256 Mbytes of NAND Flash memory
- one serial DataFlash
- one USB device port interface
- two USB host port interfaces
- one DBGU serial communication port
- JTAG/ICE debug interface
- one Ethernet 100-base TX with three status LEDs
- one Wolfson WM8731 Audio DAC
- one 3.5" 1/4 VGA TFT LCD Module with TouchScreen and backlight
- one Power LED and two general-purpose LEDs
- four user input pushbuttons
- one wakeup input pushbutton
- one reset pushbutton
- one DataFlash SD/MMC card slot
- two expansion footprint connectors (solder side)
- one lithium coin cell battery retainer for 12 mm cell size
- dual pitch prototyping area

3. SAM9G10-EK Modifications

Table 3-1 lists the changes made to the SAM9G10-EK to create the SAM9G10-EK2.

Table 3-1. SAM9G10-EK versus SAM9G10-EK2

Item	SAM9G10-EK	SAM9G10-EK2	Refer to
Power Management	Linear Technology LT1963 + Texas Instruments TPS60500	Richtek RT9018A + RT9186A	Figure 7-2
Audio DAC	Atmel AT73C213	Wolfson WM8731	Figure 7-2
ETM Trace Port	On-board	Removed	Figure 7-3
Secondary 8-bit NAND Flash footprint	On-board	Removed	Figure 7-4
Ethernet PHY	Davicom DM9000E	Davicom DM9000C	Figure 7-5
LCD	Hitachi HILTX09D71VM1CCA	Truly TFT1N4633-E	Figure 7-6
Touchscreen Controller	Texas Instruments ADS7843E	Analog Devices AD7877ACPZ, and a backlight driver added externally	Figure 7-6
Connector	High-density PIO connector footprint	IDC male headers	Figure 7-7
Series Resistors	–	Added 33 Ohm series resistors on EBI bus	Figure 7-8
Layout	–	Reworked	–
PIO Lines	–	Lines re-assigned	Section 5.13

4. Setting Up the SAM9G10-EK2 Evaluation Board

4.1 Electrostatic Warning

The SAM9G10-EK2 evaluation board is shipped in a protective anti-static package. The board must not be subjected to high electrostatic potentials. In risky ESD environments (e.g. offices with carpet) a grounding strap or similar protective device should be worn when handling the board. Also, generally avoid touching the component pins or any other metallic element of the board.

4.2 Requirements

In order to set up the SAM9G10-EK2, the following items are required:

- the SAM9G10-EK2 evaluation board itself
- AC/DC power adapter (5V at 2A), 2.1 mm by 5.5 mm

4.3 Layout

Figure 4-1. SAM9G10-EK2 Layout - Top View





Figure 4-2. SAM9G10-EK2 Layout - Bottom View



5. Board Description

5.1 SAM9G10 Microcontroller


- Incorporates the ARM926EJ-S™ ARM® Thumb® Processor
 - DSP Instruction Extensions
 - ARM Jazelle® Technology for Java Acceleration
 - 16-Kbyte Data Cache, 16-Kbyte Instruction Cache, Write Buffer
 - 266 MHz core frequency
 - Memory Management Unit
 - EmbeddedICE In-circuit Emulation, Debug Communication Channel Support
 - Mid-level implementation Embedded Trace Macrocell
- Additional Embedded Memories
 - 32 Kbytes of Internal ROM, Single-cycle Access at Maximum Bus Speed
 - 160 Kbytes of Internal SRAM, Single-cycle Access at Maximum Processor or Bus Speed
- External Bus Interface (EBI)
 - Supports SDRAM, Static Memory, NAND Flash and CompactFlash
- LCD Controller
 - RGB Addressing
 - Supports Passive or Active Displays
 - Up to 16-bits per Pixel in STN Color Mode
 - Up to 16M Colors in TFT Mode (24-bit per Pixel), Resolution up to 2048 x 2048
- USB
 - USB 2.0 Full Speed (12 Mbits per second) Host Double Port
 - Dual On-chip Transceivers
 - Integrated FIFOs and Dedicated DMA Channels
 - USB 2.0 Full Speed (12 Mbits per second) Device Port
 - On-chip Transceiver, 2-Kbyte Configurable Integrated FIFOs
- Bus Matrix
 - Handles Five Masters and Five Slaves
 - Boot Mode Select Option
 - Remap Command
- Fully Featured System Controller (SYSC) for Efficient System Management, including
 - Reset Controller, Shutdown Controller, Four 32-bit Battery Backup Registers for a Total of 16 Bytes
 - Clock Generator and Power Management Controller
 - Advanced Interrupt Controller and Debug Unit
 - Periodic Interval Timer, Watchdog Timer and Real-time Timer
 - Three 32-bit PIO Controllers
- Reset Controller (RSTC)
 - Based on Power-on Reset Cells, Reset Source Identification and Reset Output Control
- Shutdown Controller (SHDWC)
 - Programmable Shutdown Pin Control and Wake-up Circuitry
- Clock Generator (CKGR)
 - 32.768 kHz Low-power Oscillator on Battery Backup Power Supply, Providing a Permanent Slow Clock

- 3 to 20 MHz On-chip Oscillator and two PLLs
- Power Management Controller (PMC)
 - Very Slow Clock Operating Mode, Software Programmable Power Optimization Capabilities
 - Four Programmable External Clock Signals
- Advanced Interrupt Controller (AIC)
 - Individually Maskable, Eight-level Priority, Vectored Interrupt Sources
 - Three External Interrupt Sources and One Fast Interrupt Source, Spurious Interrupt Protected
- Debug Unit (DBGU)
 - 2-wire USART and Support for Debug Communication Channel, Programmable ICE Access Prevention
- Periodic Interval Timer (PIT)
 - 20-bit Interval Timer plus 12-bit Interval Counter
- Watchdog Timer (WDT)
 - Key Protected, Programmable Only Once, Windowed 12-bit Counter, Running at Slow Clock
- Real-Time Timer (RTT)
 - 32-bit Free-running Backup Counter Running at Slow Clock
- Three 32-bit Parallel Input/Output Controllers (PIO) PIOA, PIOB and PIOC
 - 96 Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os
 - Input Change Interrupt Capability on Each I/O Line
 - Individually Programmable Open-drain, Pull-up Resistor and Synchronous Output
- Nineteen Peripheral DMA (PDC) Channels
- Multimedia Card Interface (MCI)
 - Compliant with Multimedia Cards and SDCards
 - Automatic Protocol Control and Fast Automatic Data Transfers with PDC, MMC and SDCard Compliant
- Three Synchronous Serial Controllers (SSC)
 - Independent Clock and Frame Sync Signals for Each Receiver and Transmitter
 - I²S Analog Interface Support, Time Division Multiplex Support
 - High-speed Continuous Data Stream Capabilities with 32-bit Data Transfer
- Three Universal Synchronous/Asynchronous Receiver Transmitters (USART)
 - Individual Baud Rate Generator, IrDA[®] Infrared Modulation/Demodulation
 - Support for ISO7816 T0/T1 Smart Card, Hardware and Software Handshaking, RS485 Support
- Two Master/Slave Serial Peripheral Interface (SPI)
 - 8- to 16-bit Programmable Data Length, Four External Peripheral Chip Selects
- One Three-channel 16-bit Timer/Counters (TC)
 - Three External Clock Inputs, Two multi-purpose I/O Pins per Channel
 - Double PWM Generation, Capture/Waveform Mode, Up/Down Capability
- Two-wire Interface (TWI)
 - Master Mode Support, All Two-wire Atmel EEPROMs Supported
- IEEE 1149.1 JTAG Boundary Scan on All Digital Pins
- Required Power Supplies:
 - 1.08V to 1.32V for VDDCORE and VDDBU
 - 3.0V to 3.6V for VDDOSC and for VDDPLL
 - 2.7V to 3.6V for VDDIOP (Peripheral I/Os)

- 1.65V to 1.95V and 3.0V to 3.6V for VDDIOM (Memory I/Os)
- Available in a 217-ball LFBGA RoHS-compliant Package

5.2 SAM9G10 Block Diagram

Figure 5-1. Block Diagram



5.3 Memory

- 32 Kbytes of Internal ROM
- 160 Kbytes of Internal High-speed SRAM
- Serial DataFlash
- 64 Mbytes of SDRAM memory
- 256 Mbytes of NAND Flash memory

5.4 Clock Circuitry

- 18.432 MHz standard crystal for the embedded oscillator
- 32.768 kHz standard crystal for the slow clock oscillator

5.5 Reset Circuitry

- Internal reset controller with a bi-directional reset pin
- External reset push button

5.6 Shutdown Controller

- Programmable shutdown and Wake-Up
- Wake-up push button

5.7 Power Supply Circuitry

- For dynamic power consumption, the SAM9G10 consumes a maximum of 50 mA on VDDCORE at maximum speed in typical conditions (1.2V, 25°C), processor running full-performance algorithm
- On-board 1.2V high efficiency step-down charge pump regulator with shutdown control
- On-board 3.3V linear regulator with shutdown control

5.8 Remote Communication

- One Serial interface (DBGU COM Port) via RS-232 DB9 male socket
- USB V2.0 Full-speed Compliant, 12 Mbits per second (UDP)
- Two USB Host port V2.0 Full-speed Compliant, 12 Mbits per second (UHP)
- One Ethernet 100-base TX with three status LEDs

5.9 Audio Stereo Interface

- One Wolfson WM8731 stereo audio DAC
- One 32 Ohm/20 mW Stereo Headset output (J20) with Master Volume and Mute Controls

5.10 User Interface

- Four user input pushbuttons
- Two user green LEDs
- One yellow power LED (can be also software controlled)
- One ¼ VGA display LCD with Touchscreen and white LED backlight

5.11 Debug Interface

- 20-pin JTAG/ICE interface connector
- DBGU COM Port

5.12 Expansion Slot

- One DataFlash, SD/MMC card slot
- All I/Os of the SAM9G10 are routed to peripheral extension IDC connectors (J25, J26, J27, J29, J30). This allows the developer to extend the features of the board by adding external hardware components or boards.

5.13 PIO Usage

Table 5-1. PIO Controller A

I/O Line	Peripheral A	Peripheral B	Comments	
PA0	SPI0_MISO	MCDA0	SD/MMC/DATAFLASH SOCKET (J22) & DATAFLASH DEVICE & TOUCH SCREEN CONTROLLER	SPI0_MISO or MCI0_DA0
PA1	SPI0_MOSI	MCCDA	SD/MMC/DATAFLASH SOCKET (J22) & DATAFLASH DEVICE & TOUCH SCREEN CONTROLLER	SPI0_MOSI or MCI0_CDA
PA2	SPI0_SPCK	MCCK	SD/MMC/DATAFLASH SOCKET (J22) & DATAFLASH DEVICE & TOUCH SCREEN CONTROLLER	SPI0_SPCK or MCCK
PA3	SPI0_NPCS0	–	DATAFLASH DEVICE or DATAFLASH SOCKET (J22)	SPI0_NPCS0
PA4	SPI0_NPCS1	MCDA1	SD/MMC/DATAFLASH SOCKET (J22)	MCDA1
PA5	SPI0_NPCS2	MCDA2	SD/MMC/DATAFLASH SOCKET (J22)	MCDA2
PA6	SPI0_NPCS3	MCDA3	SD/MMC/DATAFLASH SOCKET (J22)	SPI0_NPCS3 or MCDA3
PA7	TWD	PCK0	Audio DAC	TWD
PA8	TWCK	PCK1	Audio DAC	TWCK
PA9	DRXD	PCK2	SERIAL DEBUG PORT (J15)	DRXD
PA10	DTXD	PCK3	SERIAL DEBUG PORT (J15)	DTXD
PA11	TSYNC	SCK1	TOUCH SCREEN CONTROLLER (MN11) PENIRQ	PA11
PA12	TCLK	RTS1	TFT CONTROL PANEL (J23) POWER CONTROL IN	PA12
PA13	TPS0	CTS1	GREEN USER'S LED 1 (DS8)	PA13
PA14	TPS1	SCK2	GREEN USER'S LED 2 (DS7)	PA14
PA15	TPS2	RTS2	SD/MMC/DATAFLASH SOCKET (J9) Card Detect	SD_CD
PA16	TPK0	CTS2	–	–
PA17	TPK1	TF1	I2S AUDIO DAC WM8731 (MN1) DACLRC	TF1
PA18	TPK2	TK1	I2S AUDIO DAC WM8731 (MN1) BCLK	TK1
PA19	TPK3	TD1	I2S AUDIO DAC WM8731 (MN1) DACDAT	TD1
PA20	TPK4	RD1	I2S AUDIO DAC WM8731 (MN1) ADCDAT	RD1
PA21	TPK5	RK1	I2S AUDIO DAC WM8731 (MN1) BCLK (optional)	RK1
PA22	TPK6	RF1	I2S AUDIO DAC WM8731 (MN1) ADCLRC	RF1
PA23	TPK7	RTS0	YELLOW POWER LED CONTROL (DS1)	PA23
PA24	TPK8	SPI1_NPCS1	USER'S PUSH BUTTON INPUT (BP6)	PA24
PA25	TPK9	SPI1_NPCS2	TOUCH SCREEN CONTROLLER (MN11) CS#	SPI1_NPCS2
PA26	TPK10	SPI1_NPCS3	USER'S PUSH BUTTON INPUT (BP4)	PA26
PA27	TPK11	SPI0_NPCS1	USER'S PUSH BUTTON INPUT (BP3)	PA27
PA28	TPK12	SPI0_NPCS2	USER'S PUSH BUTTON INPUT (BP5)	PA28
PA29	TPK13	SPI0_NPCS3	I2S AUDIO DAC WM8731 (MN1)	TWI_ADDR
PA30	TPK14	A23	–	–
PA31	TPK15	A24	–	–

Table 5-2. PIO Controller B

I/O Line	Peripheral A	Peripheral B	Comments		
PB0	LCDVSYNC	–	–	–	–
PB1	LCDHSYNC		TFT PANEL CONTROL (J23)	LCDHSYNC	–
PB2	LCDDOTCK	PCK0	TFT PANEL CONTROL (J23)	LCDDOTCK	–
PB3	LCDDEN	–	TFT PANEL CONTROL (J23)	LCDDEN	–
PB4	LCDDCC	LCDD2	TFT PANEL CONTROL (J23) BACKLIGHT	BL_SHDN#	–
PB5	LCDD0	LCDD3	TFT PANEL CONTROL (J23)	LCDD0	RED
PB6	LCDD1	LCDD4	TFT PANEL CONTROL (J23)	LCDD1	RED
PB7	LCDD2	LCDD5	TFT PANEL CONTROL (J23)	LCDD2	RED
PB8	LCDD3	LCDD6	TFT PANEL CONTROL (J23)	LCDD3	RED
PB9	LCDD4	LCDD7	TFT PANEL CONTROL (J23)	LCDD4	RED
PB10	LCDD5	LCDD10	TFT PANEL CONTROL (J23)	LCDD5	RED
PB11	LCDD6	LCDD11	TFT PANEL CONTROL (J23)	LCDD6	RED
PB12	LCDD7	LCDD12	TFT PANEL CONTROL (J23)	LCDD7	RED
PB13	LCDD8	LCDD13	TFT PANEL CONTROL (J23)	LCDD8	GREEN
PB14	LCDD9	LCDD14	TFT PANEL CONTROL (J23)	LCDD9	GREEN
PB15	LCDD10	LCDD15	TFT PANEL CONTROL (J23)	LCDD10	GREEN
PB16	LCDD11	LCDD19	TFT PANEL CONTROL (J23)	LCDD11	GREEN
PB17	LCDD12	LCDD20	TFT PANEL CONTROL (J23)	LCDD12	GREEN
PB18	LCDD13	LCDD21	TFT PANEL CONTROL (J23)	LCDD13	GREEN
PB19	LCDD14	LCDD22	TFT PANEL CONTROL (J23)	LCDD14	GREEN
PB20	LCDD15	LCDD23	TFT PANEL CONTROL (J23)	LCDD15	GREEN
PB21	TF0	LCDD16	TFT PANEL CONTROL (J23)	LCDD16	BLUE
PB22	TK0	LCDD17	TFT PANEL CONTROL (J23)	LCDD17	BLUE
PB23	TD0	LCDD18	TFT PANEL CONTROL (J23)	LCDD18	BLUE
PB24	RD0	LCDD19	TFT PANEL CONTROL (J23)	LCDD19	BLUE
PB25	RK0	LCDD20	TFT PANEL CONTROL (J23)	LCDD20	BLUE
PB26	RF0	LCDD21	TFT PANEL CONTROL (J23)	LCDD21	BLUE
PB27	SPI1_NPCS1	LCDD22	TFT PANEL CONTROL (J23)	LCDD22	BLUE
PB28	SPI1_NPCS0	LCDD23	TFT PANEL CONTROL (J23)	LCDD23	BLUE
PB29	SPI1_SPCK	IRQ2	TOUCH SCREEN CONTROLLER (MN11) DCLK	PB29	–
PB30	SPI1_MISO	IRQ1	TOUCH SCREEN CONTROLLER (MN11) DOUT	SPI1_MISO	–
PB31	SPI1_MOSI	PCK2	TOUCH SCREEN CONTROLLER (MN11) DIN	SPI1_MOSI	–

Table 5-3. PIO Controller C

I/O Line	Peripheral A	Peripheral B	Comments	
PC0	NANDOE	NCS6	NAND FLASH DEVICE (MN6x) RE#	NANDRE
PC1	NANDWE	NCS7	NAND FLASH DEVICE (MN6x) WE#	NANDWE
PC2	NWAIT	IRQ0	TOUCH SCREEN CONTROLLER (MN11) DAV#	DAV
PC3	A25/CFRNW	–	USB DEVICE CONNECTION/POWER DETECTION	USB_CNx
PC4	NCS4/CFCS0	–	USB DEVICE D+ PULLUP ENABLE	USB_DP_PUP
PC5	NCS5/CFCS1	–	–	–
PC6	CFCE1	–	–	–
PC7	CFCE2	–	–	–
PC8	TXD0	PCK2	AUDIO DAC INTERFACE (MN1) MCLK	PCK2
PC9	RXD0	PCK3	–	–
PC10	RTS0	SCK0	–	–
PC11	CTS0	FIQ	ETHERNET CONTROLLER (MN8) IRQ	FIQ
PC12	TXD1	NCS6	–	–
PC13	RXD1	NCS7	–	–
PC14	TXD2	SPI1_NPCS2	NAND FLASH DEVICE (MN6) CHIP ENABLE (CE)	NANDCE
PC15	RXD2	SPI1_NPCS3	NAND FLASH DEVICE (MN6) READY/BUSY (R/B)	PC15
PC16	D16	TCLK0	EBI DATA BUS D16	D16
PC17	D17	TCLK1	EBI DATA BUS D17	D17
PC18	D18	TCLK2	EBI DATA BUS D18	D18
PC19	D19	TIOA0	EBI DATA BUS D19	D19
PC20	D20	TIOB0	EBI DATA BUS D20	D20
PC21	D21	TIOA1	EBI DATA BUS D21	D21
PC22	D22	TIOB1	EBI DATA BUS D22	D22
PC23	D23	TIOA2	EBI DATA BUS D23	D23
PC24	D24	TIOB2	EBI DATA BUS D24	D24
PC25	D25	TF2	EBI DATA BUS D25	D25
PC26	D26	TK2	EBI DATA BUS D26	D26
PC27	D27	TD2	EBI DATA BUS D27	D27
PC28	D28	RD2	EBI DATA BUS D28	D28
PC29	D29	RK2	EBI DATA BUS D29	D29
PC30	D30	RF2	EBI DATA BUS D30	D30
PC31	D31	PCK1	EBI DATA BUS D31	D31

6. Configuration Straps

6.1 Configuration Straps

Table 6-1 gives details on configuration straps on the SAM9G10-EK2 and their default settings.

Table 6-1. Configuration Jumpers and Straps

Designation	Default Setting	Feature
J2	Closed	3.3V Jumper ⁽¹⁾ This jumper footprint is provided for 3.3V power consumption measurement use. By default, it is closed. To use this feature, the user has to open the strap by cutting it before soldering a jumper.
J3	Closed	Forces power on. To use the software shutdown control, J3 must be opened.
J4	Open	Enables Boot on the internal ROM
	Closed	Enables Boot on the NCS0
J8	Closed	VDDPLL Jumper ⁽¹⁾
J9	2–3	VDDBU Jumper select ⁽¹⁾ 1–2: Lithium 3V Battery 2–3: 1.2V from VDDCORE
J12	Closed	VDDCORE Jumper ⁽¹⁾
J21	1–2	NPCS0 select 1–2: DataFlash device (MN7) 2–3: DataFlash card interface (J22) Warning: In this case NPCS03 must be configured as input.
J24	Closed	Enables the selection of the on-board Nand-Flash device. Remove this jumper to prevent the system boot from that device and to be able to reprogram it.
S2	Open	Disables the ICE NTRST input
S3	Closed	Enables the ICE RTCK return. S6 must be opened
S4	Closed	Enables the ICE NRST input
S5	Open	Selects ICE mode or JTAG mode (See Section 6, Errata)
S6	Open	Disables TCK <-> RTCK local loop. If S6 is closed, S3 must be opened.
S7-S8	Closed	Enables the use of 18.432 MHz crystal. If external clock used, S7-S8 must be opened and S9 closed.
S9	Open	
S10	Closed	Enables the use of SDRAM (NCS1_SDOS)
S12	Open	Disables Serial DataFlash write protect.
S13	Open	If closed, enables NAND FLASH write protect.
S14	Closed	Enables the use of interrupt ETHERNET MAC (PC11, FIQ).
S15	Closed	Enables the use of ETHERNET MAC (NCS2).
S19	Closed	Enables the use of the User LED DS7 (PA14)
S20	Closed	Enables the use of the User LED DS8 (PA13)
S21	Closed	Enables the use of the DBGU RXD signal (PA9)
S22	Closed	Enables the use of the USB CNX detection (PC3)
S23	Closed	Enables the use of AUDIO DAC INTERFACE (TWI_ADDR)
S24	Closed	Enables the use of TOUCH SCREEN CONTROLLER (NPCS2)

Table 6-1. Configuration Jumpers and Straps (Continued)

Designation	Default Setting	Feature
S25	Closed	Enables the use of TOUCH SCREEN CONTROLLER DAV signal (PC2)
S26	Closed	Enables the use of TOUCH SCREEN CONTROLLER PENIRQ (PA11, PENIRQ)
TP1	N.A	3.3V Test point.
TP2	N.A	GND Test point.
TP3	N.A	1.2V Test point.
TP4	N.A	GND Test point.
TP63	N.A	0 to 3.3V analog user's input
TP64	N.A	0 to 3.3V analog user's input
TP65	N.A	AGND of TP63
TP66	N.A	AGND of TP64

Note: 1. These jumpers are provided for measuring power consumption. By default, they are closed. To use this feature, the user has to open the strap and insert an ammeter.

7. Schematics

7.1 List of Schematics

This section contains the following schematics:

- Board architecture diagram
- Power supply and audio
- SAM9G10 microcontroller
- SDRAM and NAND Flash
- Ethernet
- LCD and user interface
- Serial and I/O expansion
- EBI serial resistor

Figure 7-1. Board Architecture




Figure 7-2. Power Supply and Audio




Figure 7-3. SAM9G10 Microcontroller





Figure 7-4. SDRAM and NAND Flash



Atmel




Figure 7-6. LCD and User Interface






Figure 7-7. Serial and I/O Expansion



ATMEL					
AT91SAM9G10-EK2		REV. 1/1	DATE	24 May 16	XXX/XXX/XXX
SERIAL & I/O EXPANSION		SCALE 1/1	REV. A	SHEET 7/8	

Figure 7-8. EBI Serial Resistor



8. Errata

8.1 JTAGSEL S5 Footprint Selector

For JTAG selection, the S5 footprint must never be soldered, otherwise the chip can be damaged.

By default, the JTAGSEL input pin integrates a pull-down resistor (ICE mode).

To select JTAG mode, the designer should connect the JTAGSEL input pin to VDDBU power.

9. Revision History

Table 9-1. SAM9G10-EK2 User Guide – Revision History

Doc. Rev. 11262A	Changes
02-Mar-15	First issue.



Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USA T: (+1)(408) 441.0311 F: (+1)(408) 436.4200 | www.atmel.com

© 2015 Atmel Corporation. / Rev.: Atmel-11262A-ATARM-SAM9G10-EK2-UserGuide_02-Mar-15.

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. ARM®, ARM Connected® logo, and others are the registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.