

21-27GHz Down-Converter

GaAs Monolithic Microwave IC in SMD leadless package


Description

The CHR3764-QEG is a multifunction monolithic circuit, which integrates a balanced cold FET mixer, a multiplier by two, and a RF LNA including gain control.

It is designed for a wide range of applications, typically ISM and commercial communication systems.


The circuit is manufactured with a pHEMT process, 0.25µm gate length, via holes through the substrate, air bridges and electron beam gate lithography.

It is supplied in RoHS compliant SMD package.



Main Features

- Broadband RF performance 21-26.5GHz
- 14dB conversion gain
- 3.0dB Noise Figure
- 1dBm Input IP3
- 14dB Gain Control
- 15dBc Image Rejection
- DC bias: Vd=4.5Volt @ Id=360mA
- 24L-QFN4x5
- MSL1



Main Characteristics

Tamb.= +25°C, Vd = 4.5V

Symbol	Parameter	Min	Typ	Max	Unit
F _{RF}	RF frequency range	21		26.5	GHz
F _{OL}	LO frequency range	8.5		15	GHz
F _{IF}	IF frequency range	DC		3.5	GHz
NF	Noise Figure@ min. att.		3.0		dB

Electrical Characteristics

Tamb = +25°C, VD = VDL = 4.5V

Symbol	Parameter	Min	Typ	Max	Unit
F _{RF}	RF frequency range	21		26.5	GHz
F _{OL}	LO frequency range	8.5		15	GHz
F _{IF}	IF frequency range	DC		3.5	GHz
G _C	Conversion Gain @ min. attenuation		14		dB
ΔG	Gain control range		14		dB
NF	Noise Figure@ min. att. from 21 to 24GHz		3.0		dB
	Noise Figure@ min. att. from 24 to 26.5GHz		3.5		dB
Im_rej	Image rejection ⁽¹⁾		15		dBc
P _{LO}	LO Input power		0	5	dBm
IIP3	Input IP3 @ min. attenuation		1		dBm
	Input IP3 @ all gain range (ΔG)		-2		dBm
2LO/RF	2LO leakage at RF port @ max. gain		30		dBc
RL _{RF}	RF Return loss		-10		dB
RL _{OL}	LO Return loss		-8		dB
VD, VDL	DC drain voltage		4.5		V
Id	Drain current (ID + IDL)		360		mA
VGL	LNA DC gate voltage		-0.4		V
GC2,3	Gain control DC voltage	-2	-1.5	0	V
VGM	Mixer DC gate voltage		-0.7		V

These values are representative of onboard measurements as defined on the drawing in paragraph "Evaluation mother board".

⁽¹⁾ An external combiner 90° is required on IF ports, I / Q.

⁽²⁾ The best noise figure is obtained with VGL tuned for IDL = 110mA

Note: Id is not affected by gain control (GC2, GC3).

Absolute Maximum Ratings ⁽¹⁾

Tamb.= +25°C

Symbol	Parameter	Values	Unit
VD	Drain bias voltage	5V	V
Id	Drain bias current	450	mA
VGL	LNA DC gate voltage	-2 to +0.4	V
VGM	Mixer DC gate voltage	-2 to +0.4	V
GC2,3	Gain control voltage	-2 to +0.8	V
P _{RF}	Maximum peak input power overdrive	10	dBm
P _{LO}	Maximum LO input power	10	dBm
T _j	Junction temperature ⁽²⁾	175	°C
T _a	Operating temperature range	-40 to +85	°C
T _{stg}	Storage temperature range	-55 to +150	°C

⁽¹⁾ Operation of this device above anyone of these parameters may cause permanent damage.

⁽²⁾ See "Device thermal performances"

Typical Bias Conditions


Tamb.= +25°C

Symbol	Pad N°	Parameter	Values	Unit
VDL, VD	10, 12	DC drain voltages	4.5	V
Id	10, 12	Total drain current	360	mA
VGL	9	DC gate voltage	-0.4	V
VGM	11	DC gate voltage	-0.7	V
GC2, GC3	7, 8	Gain control DC voltage	-2 to +0	V

Device thermal performances

All the figures given in this section are obtained assuming that the QFN device is cooled down only by conduction through the package thermal pad (no convection mode considered). The temperature is monitored at the package back-side interface (T_{case}) as shown below. The system maximum temperature must be adjusted in order to guarantee that T_{case} remains below than the maximum value specified in the next table. So, the system PCB must be designed to comply with this requirement.

A derating must be applied on the dissipated power if the T_{case} temperature cannot be maintained below than the maximum temperature specified (see the curve $P_{diss. Max}$) in order to guarantee the nominal device life time (MTTF).




Typical Board Measurements


Tamb = +25°C, VD = VDL = 4.5V, VGL = -0.4V, VGM = -0.7V, P_LO = 0dBm

Board is defined on the drawing at paragraph "Evaluation mother board". The board losses are de-embedded. The results are given in the package access planes.

Conversion Gain in Supradyne Mode versus RF Frequency & GCx
F_RF = 2xF_LO+F_IF, F_IF = 1.5GHz



Conversion Gain in Infradyne Mode versus RF Frequency & GCx
RF = 2xF_LO-F_IF, F_IF = 1.5GHz



Typical Board Measurements

Tamb = +25°C, VD = VDL = 4.5V, VGL = -0.4V, VGM = -0.7V, P_LO = 0dBm

Noise Figure at min. att. versus Frequency

F_RF = 2xF_LO-F_IF & F_RF = 2xF_LO+F_IF, F_IF = 1.5GHz, GCx = -1.5V





Image Rejection on Supradyne & Infradyne Mode versus Frequency


F_IF = 1.5GHz, GCx = -1.5V




Typical Board Measurements

Tamb = +25°C, VD = VDL = 4.5V, VGL = -0.4V, VGM = -0.7V, P_LO = 0dBm

Input IP3 versus Frequency at GCx = -1.5V
 $F_{RF} = 2xF_{LO}-F_{IF}$, $F_{IF} = 1.5\text{GHz}$





Input IP3 versus GCx
 $F_{RF} = 2xF_{LO}-F_{IF}$, $F_{RF} = 25.5\text{GHz}$, $F_{IF} = 1.5\text{GHz}$



Typical Board Measurements

Tamb = +25°C, VD = VDL = 4.5V, VGL = -0.4V, VGM = -0.7V, P_LO = 0dBm

**RF & LO return loss**

Typical Board Measurements

Tamb = +25°C, VD = VDL = 4.5V, VGL = -0.4V, VGM = -0.7V, P_LO = 0dBm

Spurious on IF outputs

$$\text{RF} = 2\text{LO} + \text{IF}$$

$$P_{\text{RF}} = -20\text{dBm} / P_{\text{LO}} = 0\text{dBm} @ 12\text{GHz}$$

mRF	nLO				
	0	1	2	3	4
0	xx	37	20	41	37
1	26	49	>55	39	52
2	>50	>50	>55	>60	23

All values in dBc below IF power level (IF = 1.5GHz).

Data measured without external hybrid coupler.

Temperature Board Measurements


$T = [-40, +25, 85] \text{ } ^\circ\text{C}$, $VD = VDL = 4.5V$, $VGL = -0.4V$, $VGM = -0.7V$, $P_{LO} = 0\text{dBm}$

Board is defined on the drawing at paragraph "Evaluation mother board". The board losses are de-embedded. The results are given in the package access planes.

Conversion Gain in Supradyne Mode versus Frequency

$F_{RF} = 2xF_{LO}+F_{IF}$, $F_{IF} = 1.5\text{GHz}$, $GCx = -1.5V \& 0V$


Board losses de-embedded (result given on package access planes)



Conversion Gain in Infradyne Mode versus Frequency

$RF = 2xF_{LO}-F_{IF}$, $F_{IF} = 2.0\text{GHz}$, $GCx = -1.5V \& 0V$

Board losses de-embedded (result given on package access planes)



Temperature Board Measurements

T = [-40, +25, 85] °C, VD = VDL = 4.5V, VGL = -0.4V, VGM = -0.7V, P_LO = 0dBm

Noise Figure in Supradyne Mode at min. att. versus Frequency

F_RF = 2xF_LO+F_IF, F_IF = 1.5GHz, GCx = -1.5V

Board losses de-embedded (result given on package access planes)







Image Rejection on Supradyne Mode versus Frequency

F_IF = 1.5GHz, GCx = -1.5V




Temperature Board Measurements

$T = [-40, +25, 85] \text{ } ^\circ\text{C}$, $VD = VDL = 4.5\text{V}$, $VGL = -0.4\text{V}$, $VGM = -0.7\text{V}$, $P_{LO} = 0\text{dBm}$



Package outline ⁽¹⁾




Matt tin, Lead Free	(Green)	1- Nc	9- VGL	17- Nc
Units :	mm	2- Nc	10- VDL	18- Nc
From the standard :	JEDEC MO-220 (VGGD)	3- Nc	11- VGM	19- Nc
		4- GND ⁽²⁾	12- VD	20- IF_I out
25-	GND	5- RF in	13- Nc	21- GND ⁽²⁾
		6- GND ⁽²⁾	14- GND ⁽²⁾	22- IF_Q out
		7- GC3	15- LO in	23- Nc
		8- GC2	16- GND ⁽²⁾	24- Nc

⁽¹⁾ The package outline drawing included to this data-sheet is given for indication. Refer to the application note AN0017 (<http://www.ums-qas.com>) for exact package dimensions.

⁽²⁾ It is strongly recommended to ground all pins marked "Gnd" through the PCB board. Ensure that the PCB board is designed to provide the best possible ground to the package.

Evaluation mother board


- Compatible with the proposed footprint.
- Based on typically Ro4003 / 8mils or equivalent.
- Using a micro-strip to coplanar transition to access the package.
- Recommended for the implementation of this product on a module board.
- Decoupling capacitors of $10\text{nF} \pm 10\%$ are recommended for all DC accesses.
- See application note AN0017 for details.



Hybrid coupler 90° 1-2GHz

Notes

Due to ESD protection circuits on RF and LO inputs, an external capacitance might be requested to isolate the product from external voltage that could be present on these accesses in the application.




ESD protections are implemented on gate accesses.

The DC connections do not include any decoupling capacitor in package, therefore it is mandatory to provide a good external DC decoupling on the PC board with SMT capacitor, as close as possible to the package. Recommended value is 10nF

DC Schematic


LNA (4.5V, 110mA)

VDL=4.5V



LO Buffer (4.5V, 250mA)

VD=4.5V



Notes

Recommended package footprint

Refer to the application note AN0017 available at <http://www.ums-gaas.com> for package footprint recommendations.

SMD mounting procedure

For the mounting process standard techniques involving solder paste and a suitable reflow process can be used. For further details, see application note AN0017.

Recommended environmental management

Refer to the application note AN0019 available at <http://www.ums-gaas.com> for environmental data on UMS package products.

Recommended ESD management

Refer to the application note AN0020 available at <http://www.ums-gaas.com> for ESD sensitivity and handling recommendations for the UMS package products.

Ordering Information

QFN 4x5 RoHS compliant package:	CHR3764-QEG/XY	
	Stick: XY = 20	Tape & reel: XY = 21

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.**. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**