

INV100FQ030A

100V Bi-directional Enhancement-mode Power Transistor

INV100FQ030A

1. General Description

Bi-directional GaN-on-Silicon enhancement mode high-electron-mobility-transistor (HEMT) in FCQFN with 4.0 mm x 6.0 mm package size.

2. Features

- Bi-directional blocking capability
- GaN-on-Silicon E-mode HEMT technology
- Ultra-low on resistance

3. Applications

- BMS battery protection
- High side load switch in bi-directional converter
- Switch circuits in multiple power supplier system

4. Key Performance Parameters

Table 1 Key performance parameters at $T_J = 25\text{ }^\circ\text{C}$

Parameter	Value	Unit
$V_{DD, max}$	120	V
$R_{DD(on), typ} @ V_G = 5\text{ V}$	2.5	m Ω
$R_{DD(on), max} @ V_G = 5\text{ V}$	3.5	m Ω
$Q_{G, typ} @ V_{DD} = 60\text{ V}$	102	nC
$I_{D, DC} (T_C = 25\text{ }^\circ\text{C})$	105	A
$Q_{OSS} @ V_{DS} = 60\text{ V}$	95	nC

5. Pin Information

Table 2 Pin information

Pin	Pin Description	Pin Function
1,2,25	Gate	Driver Gate
3-7,9,11,21,23	Drain1	Power Drain1
8,10,12-20,22,24	Drain2	Power Drain2

Table 3 Ordering information

Type/Ordering Code	Package	Product Code
INV100FQ030A	FCQFN 4X6	J25




Table of Contents

1. General Description	1
2. Features	1
3. Applications	1
4. Key Performance Parameters	1
5. Pin Information	1
6. Maximum Ratings	3
7. Thermal Characteristics	4
8. Electric Characteristics	5
9. Electric Characteristics Diagrams	7
10. Package Outlines	12
11. Reel Information	13
12. Land Pattern	14
13. Revision History	15

INV100FQ030A

100V Bi-directional Enhancement-mode Power Transistor

6. Maximum Ratings

at $T_J = 25\text{ }^\circ\text{C}$ unless otherwise specified.

Exceeding the maximum ratings may destroy the device. For further information, contact Innoscence sales office.

Table 4 Maximum ratings

SYMBOL	PARAMETER	MAX	UNIT
V_{DD}	Drain1-to-Drain2 Voltage or Drain2-to-Drain1 Voltage	120	V
$V_{DD(tr)}$	Drain1-to-Drain2 Voltage or Drain2-to-Drain1 Voltage ¹ ($V_{GD}=0V$, 1h total time, $T_A=T_{JMAX}$)	144	V
I_D	Continuous Current ($V_{GD} = 5\text{ V}$, $T_C = 25\text{ }^\circ\text{C}$, $R_{\theta JB} = 1.92\text{ }^\circ\text{C/W}$)	105	A
	Continuous Current ($V_{GD} = 5\text{ V}$, $T_C = 100\text{ }^\circ\text{C}$, $R_{\theta JB} = 1.92\text{ }^\circ\text{C/W}$)	67	A
	Continuous Current ($V_{GD} = 5\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, $R_{\theta JA} = 57.56\text{ }^\circ\text{C/W}$)	19	A
	Pulsed ($V_{GD} = 5\text{ V}$, $T_J = 25\text{ }^\circ\text{C}$, $T_{Pulse} = 100\text{ }\mu\text{s}$)	410	A
	Pulsed ($V_{GD} = 5\text{ V}$, $T_J = 150\text{ }^\circ\text{C}$, $T_{Pulse} = 100\text{ }\mu\text{s}$)	320	A
V_{DG}	Drain1-to-Gate Voltage or Drain2-to-Gate Voltage	120	V
V_{GD}	Gate-to-Drain1 Voltage or Gate-to-Drain2 Voltage	6	V
P_{tot}	Power Dissipation ($V_{GS} = 5\text{ V}$, $T_C = 25\text{ }^\circ\text{C}$, $R_{\theta JC} = 1.92\text{ }^\circ\text{C/W}$)	65.2	W
	Power Dissipation ($V_{GS} = 5\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, $R_{\theta JA} = 57.56\text{ }^\circ\text{C/W}$)	2.2	W
T_J	Operating Temperature	-40 to 150	$^\circ\text{C}$
T_{STG}	Storage Temperature	-40 to 150	$^\circ\text{C}$

Note:

1. Provided as measure of robustness under abnormal operating conditions and not recommended for normal operation;

INV100FQ030A

100V Bi-directional Enhancement-mode Power Transistor

7. Thermal Characteristics

Table 5 Thermal characteristics

SYMBOL	PARAMETER	TYP	UNIT	Note/Test Condition
$R_{\theta JC}$	Thermal Resistance, Junction to Case	13.96	°C/W	-
$R_{\theta JB}$	Thermal Resistance, Junction to Board	1.92	°C/W	-
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient ²	57.56	°C/W	-
T_{sold}	Maximum reflow soldering temperature	260	°C	MSL3

Note:

- $R_{\theta JA}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board.

INV100FQ030A

100V Bi-directional Enhancement-mode Power Transistor

8. Electric Characteristics

at $T_J = 25\text{ }^\circ\text{C}$, unless specified otherwise

Table 6 Static characteristics

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	TEST CONDITIONS
BV_{D1D2}	Drain1-to-Drain2 Breakdown Voltage	120	-	-	V	$V_{D2} = V_G = 0\text{ V}$, $I_{D1D2} = 500\text{ }\mu\text{A}$
BV_{D2D1}	Drain2-to-Drain1 Breakdown Voltage	120	-	-	V	$V_{D1} = V_G = 0\text{ V}$, $I_{D2D1} = 500\text{ }\mu\text{A}$
I_{D1D2}	Drain1-to-Drain2 Leakage	-	1	6	μA	$V_{D2} = V_G = 0\text{ V}$, $V_{D1} = 100\text{ V}$
I_{D2D1}	Drain2-to-Drain1 Leakage	-	1	6	μA	$V_{D2} = V_G = 0\text{ V}$, $V_{D1} = 100\text{ V}$
I_{GD}	Gate-to-Drain Forward Leakage	-	1	4	μA	$V_{D1} = V_{D2} = 0\text{ V}$, $V_G = 5\text{ V}$
	Gate-to-Drain Forward Leakage	-	2	8	μA	$V_{D1} = V_{D2} = 0\text{ V}$, $V_G = 5.5\text{ V}$
	Gate-to-Drain Forward Leakage	-	4.5	18	μA	$V_{D1} = V_{D2} = 0\text{ V}$, $V_G = 6\text{ V}$
$V_{GD1(TH)}$	Gate Threshold Voltage	0.8	1.1	2.5	V	$V_{D1} = 0\text{ V}$, $V_{D2} = V_G$, $I_{D2D1} = 13\text{ mA}$
$V_{GD2(TH)}$	Gate Threshold Voltage	0.8	1.1	2.5	V	$V_{D2} = 0\text{ V}$, $V_{D1} = V_G$, $I_{D1D2} = 13\text{ mA}$
$R_{D1D2(on)}$	Drain1-to-Drain2 On-state Resistance ³	-	2.5	3.5	m Ω	$V_{D2} = 0\text{ V}$, $V_{GD} = 5\text{ V}$, $I_{D1D2} = 25\text{ A}$
$R_{D2D1(on)}$	Drain2-to-Drain1 On-state Resistance ³	-	2.5	3.5	m Ω	$V_{D1} = 0\text{ V}$, $V_{GD} = 5\text{ V}$, $I_{D2D1} = 25\text{ A}$

Note:

3. $R_{D1D2(on)}$ and $R_{D2D1(on)}$ are measured without prior drain bias or switching stress.

INV100FQ030A

100V Bi-directional Enhancement-mode Power Transistor

Table 7 Dynamic characteristics ⁴

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	TEST CONDITIONS
C _{ISS}	Input Capacitance	-	3300	-	pF	V _G = 0 V, V _D = 60V
C _{OSS}	Output Capacitance	-	810	-		
C _{RSS}	Reverse Transfer Capacitance	-	380	-		
R _G	Gate Resistance	-	5	-	Ω	f = 5 MHz, Open drain
Q _G	Total Gate Charge	-	102	-	nC	V _D = 60 V, V _G = 5 V, I _D = 25 A
Q _{GD1}	Gate-to-Drain1 Charge (V _{D2D1} =50V)	-	5.5	-		V _{D1} = 0, V _{D2} = 60V, I _{D2D1} = 25 A
Q _{GD1}	Gate-to-Drain1 Charge (V _{D1D2} =50V)	-	66	-		V _{D2} = 0, V _{D1} = 60V, I _{D1D2} = 25 A
Q _{GD2}	Gate-to-Drain2 Charge (V _{D1D2} =50V)	-	5.5	-		V _{D2} = 0, V _{D1} = 60V, I _{D1D2} = 25 A
Q _{GD2}	Gate-to-Drain2 Charge (V _{D2D1} =50V)	-	66	-		V _{D1} = 0, V _{D2} = 60V, I _{D2D1} = 25 A
Q _{OSS}	Output Charge	-	95	-		V _G = 0 V, V _D = 60V

Note:

- Guaranteed by design.

INV100FQ030A

100V Bi-directional Enhancement-mode Power Transistor

9. Electric Characteristics Diagrams

at $T_J = 25^\circ\text{C}$ unless otherwise specified.

Note: In Charts, VD1D2 can be VD2D1 with same characteristic chart due to Bi-directional feature.

Fig. 1 Typical Output Characteristics ($T_J=25^\circ\text{C}$)




Fig. 2 Typical Output Characteristics ($T_J=125^\circ\text{C}$)




Fig.3 Typical Drain On-state Resistance ($T_J=25^\circ\text{C}$)





Fig. 4 Typical Drain On-state Resistance ($T_J=125^\circ\text{C}$)



INV100FQ030A

100V Bi-directional Enhancement-mode Power Transistor

Fig. 5 Normalized On-State Resistance vs. Temp.




Fig. 6 Typical Transfer Characteristics




Fig. 7 Typ. Reverse Drain1-Drain2 Characteristics (VGD2 ≤ 0, Tj = 25°C)





Fig. 8 Typ. Reverse Drain1-Drain2 Characteristics (VGD2 ≥ 0, Tj = 25°C)



INV100FQ030A

100V Bi-directional Enhancement-mode Power Transistor

Fig. 9 Typ. Reverse Drain1-Drain2 Characteristics ($V_{GD2} \leq 0, T_J = 125^\circ\text{C}$)




Fig. 10 Typ. Reverse Drain1-Drain2 Characteristics ($V_{GD2} \geq 0, T_J = 125^\circ\text{C}$)




Fig. 11 Typ. Capacitances Characteristics





Fig. 12 Typ. Gate Charge



INV100FQ030A

100V Bi-directional Enhancement-mode Power Transistor

Fig. 13 Normalized Threshold Voltage vs. Temp.




Fig. 14 Output Charge




Fig. 15 Output Capacitance Stored Energy





Fig. 16 Power Dissipation P_{tot} = f(T_B), R_{θJB} = 1.92°C/W



INV100FQ030A

100V Bi-directional Enhancement-mode Power Transistor

Fig. 17 Power Dissipation $P_{tot} = f(T_A)$, $R_{\theta JA} = 57.56^\circ\text{C/W}$




Fig. 18 Safe Operating Area

$I_D = f(V_{DS})$; $T_C = 25^\circ\text{C}$; Single Pulse; Parameter: t_p




Fig. 19 Safe Operating Area

$I_D = f(V_{DS})$; $T_C = 125^\circ\text{C}$; Single Pulse; Parameter: t_p





Fig. 20 Max. Transient Thermal Impedance




INV100FQ030A


100V Bi-directional Enhancement-mode Power Transistor

10. Package Outlines

Package Reference




TOP VIEW



BOTTOM VIEW

SYMBOL	MILLIMETER			NOTE
	MIN	NOM	MAX	
A	3.9	4.0	4.1	
B	5.9	6.0	6.1	
D	0.20	0.25	0.30	3X
E	0.20	0.25	0.30	13X
F	0.375 REF			2X
G	0.5 BASIC			10X
H	0.2 REF			3X
K	1.07 BASIC			6X
L	0.20	0.25	0.30	4X
Q	1.1	1.2	1.3	
R	2.1	2.2	2.3	
U	0.45 REF			2X
Z	0.203 REF			
AA	0.75	0.85	0.95	
AB	0.00	0.02	0.05	




SIDE VIEW

NOTE:


- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 3) JEDEC REFERENCE IS MO-220.
- 4) DRAWING IS NOT TO SCALE.

PIN configuration

Marking Reference



TOP VIEW




Die Orientation Dot
& Gate Position

Row	Description	Example
Row 1	Company name	INN
Row 2	Product code	XXX
Row 3	Date code	YYWW
Row 4	Lot No	XXX
Row 5	Lot No	XXX

INV100FQ030A


100V Bi-directional Enhancement-mode Power Transistor

11. Reel Information



NOTES:

1. CARRIER TAPE COLOR: BLACK.
2. COVER TAPE WIDTH: 13.3±0.10.
3. COVER TAPE COLOR: TRANSPARENT.
4. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.20 MAX.
5. CAMBER NOT TO EXCEED 1MM IN 100MM.
6. MOLD# QFN/DFN/MIS6X4X0.75/0.85.
7. ALL DIMS IN MM.
8. BAN TO USE THE ENVIRONMENT-RELATED SUBSANCES OF JCET PRESCRIBING.




NOTES:


1. 2500 UNITS PER TRAY.
2. COLOR: WHITE.
3. ALL DIM IN mm.
4. GENERAL TOLERANCE±0.25.
5. BAN TO USE THE ENVIRONMENT-RELATED SUBSANCES OF JCET PRESCRIBING.
6. THE DERECTION OF VIEW:

12. Land Pattern

Recommended Land Pattern



Recommended Stencil Drawing



13. Revision History

Major changes since the last revision

Revision	Date	Description of changes
1.0	2023-11-24	Version 1.0 release
1.1	2024-12-16	1. Update $V_{DD(tr)}$ from 120V to 144V in table 4, and update the test condition; 2. Add note in table 4,6,7; 3. Add Pin1 location in reel information.
1.2	2026-04-23	1. Update Table 1, Table 4, Table 6, Table 7. 2. Add Fig.17& Fig.19

Important Notice

The information provided in this document is intended as a guide only and shall not in any event be regarded as a guarantee of conditions, characteristics or performance. Innoscience does not assume any liability arising out of the application or use of any product described herein, including but not limited to any personal injury, death, or property or environmental damage. No licenses, patent rights, or any other intellectual property rights is granted or conveyed. Innoscience reserves the right to modify without notice. All rights reserved.